1996

Compile-Time Performance Prediction of HPF/Fortran 90D

Manish Parashar

University of Texas at Austin

Salim Hariri

Syracuse University

Follow this and additional works at: https://surface.syr.edu/eecs

Part of the Computer Engineering Commons, and the Programming Languages and Compilers Commons

Recommended Citation


https://surface.syr.edu/eecs/75

This Article is brought to you for free and open access by the College of Engineering and Computer Science at SURFACE. It has been accepted for inclusion in Electrical Engineering and Computer Science by an authorized administrator of SURFACE. For more information, please contact surface@syr.edu.
Compile-Time Performance Prediction of HPF/Fortran 90D

Manish Parashar
Department of Computer Sciences
University of Texas at Austin
Austin, TX 78712-1081
parashar@cs.utexas.edu

Salim Hariri
Department of Computer Engineering
Syracuse University
Syracuse, NY 13244-4100
hariri@fruit.ece.syr.edu

Contents

1 Introduction .......................................................... 1

2 Interpretive Performance Prediction ................................. 3
   2.1 System Abstraction Module ...................................... 4
   2.2 Application Abstraction Module ................................ 5
   2.3 Interpretation Engine ........................................... 6
   2.4 Output Module .................................................. 10

3 An Overview of HPF/Fortran 90D .................................. 10

4 Design of the HPF/Fortran 90D Performance Prediction Framework 11
   4.1 Phase 1 - Compilation ........................................... 12
   4.2 Phase 2 - Interpretation ....................................... 12
   4.3 Abstraction & Interpretation HPF/Fortran 90D Parallel Constructs 13
   4.4 Abstraction of the iPSC/860 System ........................... 15

5 Validation/Evaluation of the Interpretation Framework .......... 16
   5.1 Validating Accuracy of the Framework .......................... 16
   5.2 Application of the Interpretive Framework to HPC Application Development 17
   5.2.1 Appropriate Directive Selection ............................. 18
   5.2.2 Experimentation with System/Run-Time Parameters .......... 19
   5.2.3 Application Performance Debugging ......................... 22
   5.3 Validating Usability of the Interpretive Framework ........... 23

6 Related Work ......................................................... 25

7 Conclusions and Future Work ...................................... 26

A Accuracy of the Interpretation Framework ......................... 28
Compile-Time Performance Prediction of HPF/Fortran 90D

Manish Parashar  
Department of Computer Sciences  
University of Texas at Austin  
Austin, TX 78712-1081  
parashar@cs.utexas.edu

Salim Hariri  
Department of Computer Engineering  
Syracuse University  
Syracuse, NY 13244-4100  
hariri@fruit.ece.syr.edu

Abstract

In this paper we present an interpretive approach for accurate and cost-effective performance prediction in a high performance computing environment, and describe the design of a compile-time HPF/Fortran 90D performance prediction framework based on this approach. The performance prediction framework has been implemented as a part of the HPF/Fortran 90D application development environment that integrates it with a HPF/Fortran 90D compiler and a functional interpreter. The current implementation of the environment framework is targeted to the iPSC/860 hypercube multicomputer system. A set of benchmarking kernels and application codes have been used to validate the accuracy, utility, and usability of the performance prediction framework. The use of the framework for selecting appropriate HPF/Fortran 90D compiler directives, for application performance debugging and for experimentation with run-time and system parameters is demonstrated.

Keywords: Performance experimentation & prediction, HPF/Fortran 90D application development, System & Application characterization.

1 Introduction

Although currently available High Performance Computing (HPC) systems possess large computing capabilities, few existing applications are able to fully exploit this potential. The fact remains that development of efficient application software capable of exploiting available computing potential is non-trivial and is largely governed by the availability of sufficiently high-level languages, tools, and application development environments.

A key factor contributing to the complexity of parallel/distributed software development is the increased degrees of freedom that have to be resolved and tuned in such an environment. Typically, during the course of parallel/distributed software development, the developer is required to select between available algorithms for the particular application; between possible hardware configurations and amongst possible decompositions of the problem onto the selected hardware configuration; and between different communication and synchronization strategies. The set of reasonable alternatives that have to be evaluated is very large and selecting the best alternative among these is a formidable task. Consequently, evaluation
tools form a critical part of any software development environment. These tools, in symbiosis with other development tools, complete the feedback loop of the "develop-evaluate-tune" cycle.

In this paper we present a novel interpretive approach for accurate and cost-effective performance prediction in a high performance computing environment and describe the design of a source-driven HPF\textsuperscript{1}/Fortran 90D performance prediction framework based on this approach. The interpretive approach defines a comprehensive characterization methodology which abstracts system and application components of the HPC environment. Interpretation techniques are then used to interpret performance of the abstracted application in terms of parameters exported by the abstracted system. System abstraction is performed off-line through a hierarchical decomposition of the computing system. Parameters required to abstract each component of this hierarchy can be generated independently, using existing techniques or system specifications. Application abstraction is achieved automatically at compile time.

The performance prediction framework has been implemented as a part of the HPF/Fortran 90D application development environment developed at the Northeast Parallel Architectures Center, Syracuse University (see Figure 1). The environment integrates a HPF/Fortran 90D compiler, a functional interpreter and the source based performance prediction tool and is supported by a graphical user interface. The current implementation of the environment is targeted to the iPSC/860 hypercube multicomputer system.

\textsuperscript{1}High Performance Fortran
Figure 2: Interpretive Performance Prediction

A set of benchmarking kernels and application codes have been used to validate the accuracy, utility, and usability of the performance prediction framework. The use of the framework for selecting appropriate HPF/Fortran compiler directives, for application performance debugging and for experimentation with run-time and system parameters is demonstrated.

The rest of the paper is organized as follows: Section 2 introduces the interpretive performance prediction approach. Section 3 provides an overview of HPF/Fortran. Section 4 describes the design of the HPF/Fortran performance prediction framework. Section 5 presents numerical results to validate the interpretive performance prediction framework. Section 6 discusses some related research. Section 7 presents some concluding remarks.

2 Interpretive Performance Prediction

Interpretive performance prediction is an accurate and cost-effective approach for compile-time estimation of application performance. The essence of the approach is the application of interpretation techniques to performance prediction through an appropriate characterization of the HPC system and the application. A system abstraction methodology is defined to hierarchically abstract the HPC system into a set of well-defined parameters which represent its performance. A corresponding application abstraction methodology is defined to abstract a high-level application description into a set of well-defined parameters which represent...
its behavior. Performance prediction is then achieved by interpreting the execution costs of the abstracted application in terms of the parameters exported by the abstracted system. The interpretive approach is illustrated in Figure 2 and is composed of the following four modules:

1. A system abstraction module that defines a comprehensive system characterization methodology capable of hierarchically abstracting a high performance computing system into a set of well defined parameters which represent its performance.

2. An application abstraction module that defines a comprehensive application characterization methodology capable of abstracting a high-level application description (source code) into a set of well defined parameters which represent its behavior.

3. An interpretation module that interprets performance of the abstracted application in terms of the parameters exported by the abstracted system.

4. An output module that communicates the estimated performance metrics.

A key feature of this approach is that each module is independent with respect to the other modules. Further, independence between individual modules is maintained throughout the characterization process and at every level of the resulting abstractions. As a consequence, abstraction and parameter generation for each module, and for individual units within the characterization of the module, can be performed separately using techniques or models best suited to that particular module or unit. This independence not only reduces the complexity of individual characterization models allowing them to be more accurate and tractable, but also supports reusability and easy experimentation. For example, when characterizing a multiprocessor system, each processing node can be characterized independently. Further, the parameters generated for the processing node can be reused in the characterization any system that has the same type of processors. Finally, experimentation with another type of processing node will only require the particular module to be changed. The four modules are briefly described below. A detailed discussion of the performance interpretation approach can be found in [1].

### 2.1 System Abstraction Module

Abstraction of a HPC system is performed by hierarchically decomposing the system to form a rooted tree structure called the *System Abstraction Graph* (SAG). Each level of the SAG is composed of a set of *System Abstraction Unit*’s (SAU’s). Each SAU abstracts a part of the entire system into a set of parameters representing its performance, and exports these parameters via a well defined interface. The interface can be generated independent of the rest of the system using evaluation techniques best suited to the particular unit (e.g. analytic, simulation, or specifications). The interface of an SAU consists of 4 components: (1) Processing Component (P), (2) Memory Component (M), (3) Communication/Synchronization Component (C/S), and (4) Input/Output Component (I/O). Figure 3 illustrates the system abstraction process using
the iPSC/860 system. At the highest level (SAU-1), the entire iPSC/860 system is represented as a single compound processing component. SAU-1 is then decomposed into SAU-11, SAU-12, and SAU-13 corresponding to the i860 cube, the interconnect between the System Resource Manager (SRM) and the cube, and the SRM or host respectively. Each SAU is composed of P, M C/S, and I/O components, each of which can be simple, compound or void. Compound components can be further decomposed. A component at any level is void if it is not applicable at that level (for example, SAU-12 has void P, M, and I/O components). Parameters exported by the i860 cube (SAU-11) are presented in Section 4.4. System characterization thus proceeds recursively down the system hierarchy, generating SAU’s of finer granularity at each level.

2.2 Application Abstraction Module

Machine independent application abstraction is performed by recursively characterizing the application description into Application Abstraction Units (AAU’s). Each AAU represents a standard programming construct and parameterizes its behavior. An AAU can be either Compound or Simple depending on whether it can or cannot be further decomposed. Various classes of simple and compound AAU’s are listed in Table 1. AAU’s are combined so as to abstract the control structure of the application forming the Application Abstraction Graph (AAG). The communication/synchronization structure of the application is superimposed onto the AAG by augmenting the graph with a set of edges corresponding to the communications or synchronization between AAU’s. The structure generated after augmentation is called the Synchronized Application Abstraction Graph (SAAG) and is an abstracted application task graph. The machine specific filter then incorporates machine specific information (such as introduced compiler
Host Program
N = 2
DO I = 0,N-1
  Spawn Node I
ENDDO
Recv RESULTS
END

Node Program
ME = MYNODE()
CALC.....
SyncSend (ME+1) MOD 2
SyncRecv (ME-1+2) MOD 2
IF ME EQ 0
  Send RESULTS
ENDIF
END

Application Description
Figure 4: Application Abstraction Process

transformations/optimizations which are specific to the particular machine) into the SAAG based on the mapping that is being evaluated. Figure 4 illustrates the application abstraction process using a sample application description.

2.3 Interpretation Engine
The interpretation engine (or interpretation module) estimates performance by interpreting the abstracted application in terms of the performance parameters obtained via system abstraction. The interpretation module consists of two components; an interpretation function that interprets the performance of an individual AAU, and an interpretation algorithm that recursively applies the interpretation function to the SAAG to predict the performance of the corresponding application. Interpretation functions defined for each AAU class abstract its performance in terms of parameters exported by the SAU to which it is mapped. Functional interpretation techniques are used to resolve the values of variables that determine the flow of the application such as conditions and loop indices. Models and heuristics used to interpret communications/synchronizations, iterative and conditional flow control structures, accesses to the memory hierarchy, and user experimentation are described below. This description omits a lot of details for brevity; a more detailed discussion of these models and the complete set of interpretation functions can be found in [1].
<table>
<thead>
<tr>
<th>AAU Class</th>
<th>AAU Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Start AAU (Start)</td>
<td>Simple</td>
<td>marks the beginning of the application</td>
</tr>
<tr>
<td>End AAU (END)</td>
<td>Simple</td>
<td>represents the termination of an independent flow of control</td>
</tr>
<tr>
<td>Sequential AAU (Seq)</td>
<td>Simple</td>
<td>abstracts a set of contiguous statements containing only library functions, system routines, assignments and/or arithmetic/logical operations</td>
</tr>
<tr>
<td>Spawn AAU (Spawn)</td>
<td>Compound</td>
<td>abstracts a &quot;fork&quot; type statement generating independent flows of control</td>
</tr>
<tr>
<td>Iterative-Deterministic AAU (IterD)</td>
<td>Compound</td>
<td>abstracts an iterative flow control structure with deterministic execution characteristics and no comm/sync in its body</td>
</tr>
<tr>
<td>Iterative-Synchronized AAU (IterSync)</td>
<td>Compound</td>
<td>abstracts an iterative flow control structure with deterministic execution characteristics and at least one comm/sync in its body</td>
</tr>
<tr>
<td>Iterative-NonDeterministic (IterND)</td>
<td>Compound</td>
<td>abstracts a non-deterministic iterative flow control structure e.g. number of iterations depends on loop execution</td>
</tr>
<tr>
<td>Conditional-Deterministic (CondtD)</td>
<td>Compound</td>
<td>abstracts a conditional flow control structure with deterministic execution characteristics and no comm/sync in any of its bodies</td>
</tr>
<tr>
<td>Conditional-Synchronized (CondtSync)</td>
<td>Compound</td>
<td>abstracts a conditional flow control structure which contains a communication/synchronization in at least one of its bodies</td>
</tr>
<tr>
<td>Communication AAU (Comm)</td>
<td>Simple</td>
<td>abstracts statements involving explicit communication</td>
</tr>
<tr>
<td>Synchronization AAU (Sync)</td>
<td>Simple</td>
<td>abstracts statements involving explicit synchronization</td>
</tr>
<tr>
<td>Synchronized Sequential AAU (SyncSeq)</td>
<td>Simple</td>
<td>abstracts any Seq AAU which requires synchronization or communication e.g. a global reduction operation</td>
</tr>
<tr>
<td>Call AAU (Call)</td>
<td>Compound</td>
<td>abstracts invocations of user-defined functions or subroutines</td>
</tr>
</tbody>
</table>

Table 1: Application Characterization

Figure 5: Interpretation Model for Communication/Synchronization AAU's

**Modeling Communication/Synchronization:** Communication or synchronization operations in the application are decomposed during interpretation into three components (as shown in Figure 5):

- **Call Overhead:** This represents fixed overheads associated with the operation.
• **Transmission Time**: This is the time required to actually transmit the message from the source to the destination.

• **Waiting Time**: Waiting time models overheads due to synchronizations, unavailable communications links, or unavailable communication buffers.

The contribution of each of the above components depends on the type of communication/synchronization and may differ for the sender and receiver. For example, in case of an asynchronous communication, the waiting time and transmission time components do not contribute to the execution time at the sender.

The waiting time component is determined using a global communication structure which maintains specifications and status of each communication/synchronization, and a global clock which is maintained by the interpretation algorithm. The global clock is used to timestamp each communication/synchronization call and message transmission, while the global communication structure stores information such as the time at which a particular message left the sender, or the current count at a synchronization barrier.

**Modeling of Iterative Flow-Control Structures**: The interpretation of an iterative flow control structure depends on its type. Typically, its execution time comprises three components: (1) loop setup overhead, (2) per iteration overhead, and (3) execution cost of the loop body.

In case of deterministic loops (IterD AAU) where the number of iterations is known and there are no communications or synchronizations in the loop body, the execution time is defined as

\[
T_{Exec_{IterD}} = TOvhd_{Setup} + Num\texttt{Iter}_{s} \times [TOvhd_{Per\texttt{Iter}} + T_{Exec_{Body}}]
\]

where \( T_{Exec} \) and \( TOvhd \) are estimated execution time and overhead time respectively.

In the case of the IterSync AAU, although the number of iterations are known, the loop body contains one or more communication or synchronization calls. This AAU cannot be interpreted as described above since it is necessary to identify the calling time of each instance of the communication/synchronization calls. In this case, the loop body is partitioned into blocks without communication/synchronization and the communication/synchronization calls themselves. The interpretation function for the entire AAU is then defined as a recursive equation such that the execution time of the current iteration is a function of the execution time of the previous iteration. Similarly, the calling and execution times of the communication/synchronization calls are also defined recursively. For example, consider a loop body that contains two communication calls calls (Comm\(_1 \) & Comm\(_2 \)). Let Blk\(_1 \) represent the block before Comm\(_1 \) and Blk\(_2 \) represent the block between Comm\(_1 \) and Comm\(_2 \). If the loop starts execution at time \( T \), the calling times (\( T_{Call} \)) for the first iteration are:

\[
T_{Call_{Iter\texttt{Sync},(1)}} = T
\]

\[
T_{Call_{Comm_1}}(1) = T_{Call_{Iter\texttt{Sync},(1)}} + TOvhd_{Iter\texttt{Sync}} + T_{Exec_{Blk_1}}
\]

\[
T_{Call_{Comm_2}}(1) = T_{Call_{Iter\texttt{Sync},(1)}} + TOvhd_{Iter\texttt{Sync}} + T_{Exec_{Blk_1}} + T_{Exec_{Comm_2}(1)} + T_{Exec_{Blk_2}}
\]
And for the $i^{th}$ iteration

$$T Call_{iter\_sync}(i) = T Call_{iter\_sync}(i - 1) + T Call_{iter\_sync} + T Exec_{blk1} + T Exec_{comm1}(i - 1) + T Exec_{blk2} + T Exec_{comm2}(i - 1)$$

$$T Call_{comm1}(i) = T Call_{iter\_sync}(i) + T Call_{iter\_sync} + T Exec_{blk1}$$

$$T Call_{comm2}(i) = T Call_{iter\_sync}(i) + T Call_{iter\_sync} + T Exec_{blk1} + T Exec_{comm1}(i) + T Exec_{blk2}$$

The final case is a non-deterministic iterative structure (IterND) where the number of iterations or the execution of the loop body are not known. For example the number of iterations may depend on the execution of the loop body as in the while loop, or the execution of the loop body varies from iteration to iteration. In this case performance is predicted by unrolling the iterations using functional interpretation and interpreting the performance of each iteration sequentially.

**Modeling of Conditional Flow-Control Structures:** The execution time for a conditional flow control structure is broken down into three components: (1) the overhead associated with each condition tested (i.e. every "if", "elseif", etc.), (2) an additional overhead for the branch associated with a true condition, and (3) the time required to execute the body associated with the true condition. The interpretation function for the conditional AAU is a weighted sum of the interpreted performances of each of its branches; the weights evaluate to 1 or 0 during interpretation depending on whether the branch is taken or not. Functional interpretation is used to resolve the execution flow. Modeling of CondItD and CondItSync AAU's is similar to the corresponding iterative AAU's described above.

**Modeling Access to the Memory Hierarchy:** Access to the memory hierarchy of a computing element is modeled using heuristics based on the access patterns in the application description and the physical structure of the hierarchy. In the current implementation, application access patterns are approximated during interpretation by maintaining an access count and a detected miss count at the program level and by associating with each program variable, a local access count, the last access offset (in case of arrays), and values of both program level counters at the last access. A simple heuristic model uses these counts and the size of the cache block, its associativity and the replacement algorithm, to estimate cache misses for each AAU. This model is computationally efficient and provides the required accuracy as can be seen from the results that presented in Section 5.

**Modeling Communication-Computation Overlaps:** Overlap between communication and computation is accounted for during interpretation, as a fraction of the communication cost; i.e. if a communication takes time $t_{comm}$ and $f_{overlap}$ is the fraction of this time overlapped with computation, then the execution time of the Comm AAU is weighted by the factor $(1 - f_{overlap})$; i.e.

$$t_{AAU_{comm}} = (1 - f_{overlap}) \times t_{comm}$$
The \( f_{overlap} \) factor could be a typical (or explicitly defined) value defined for the system. Alternately the user can define this factor for the particular application or could experiment with different values.

**Supporting User Experimentation:** The interpretation engine provides support for two types of user experimentation:

- Experimentation with run-time situations, e.g. computation and communications loads.
- Experimentation with system parameters, e.g. processing capability, memory size, communication channel bandwidth.

The effects of each experiment on application performance is modeled by abstracting its effect on the parameters exported by the system and application modules and setting their values accordingly. Heuristics are used to perform this abstraction. For example, the effect of increased network load on a particular communication channel is modeled by decreasing the effective available bandwidth on that channel. An appropriate scaling factor is then defined which is used to scale the parameters exported by the C/S component associated with the communication channel. Similarly, doubling the bandwidth effectively decreases the transmission time over the channel; while increasing the cache size will reflect on the miss rate.

2.4 Output Module

The output module provides an interactive interface through which the user can access estimated performance statistics. The user has the option of selecting the type of information and the level at which the information is to be displayed. Available information includes cumulative execution times, the communication time/computation time breakup, existing overheads and wait times. This information can be obtained for an individual AAU, cumulatively for a branch of the AAG (i.e. sub-AAG), or for the entire AAG.

3 An Overview of HPF/Fortran 90D

High Performance Fortran (HPF) [2] is based on the research language Fortran 90D developed jointly by Syracuse University and Rice University and has the overriding goal to produce a dialect of Fortran that can be used on a variety of parallel machines, providing portable, high-level expression to data parallel algorithms. The idea behind HPF (and Fortran 90D) is to develop a minimal set of extensions to Fortran 90 to support the data parallel programming model. The incorporated extensions provide a means for explicit expression of parallelism and data mapping. These extensions include compiler directives which are used to advise the compiler on how data objects should be assigned to processor memories, and new language features like the `forall` statement and construct.
HPF/Fortran 90D adopts a two level mapping using the PROCESSORS, ALIGN, DISTRIBUTE, and TEMPLATE directives to map data objects to abstract processors. The data objects (typically array elements) are first aligned with an abstract index space called a template. The template is then distributed onto a rectilinear arrangement of abstract processors. The mapping of abstract processors to physical processors is implementation dependent. Data objects not explicitly distributed are mapped according to an implementation dependent default distribution (e.g., replication). Supported distributions types include BLOCK and CYCLIC. Use of the directives is shown in Figure 6.

Our current implementation of the HPF/Fortran 90D compiler and performance prediction framework supports a formally defined subset of HPF. The term HPF/Fortran 90D in the rest of this document refers to this subset.

4 Design of the HPF/Fortran 90D Performance Prediction Framework

The HPF/Fortran 90D performance prediction framework is based on the HPF source-to-source compiler technology [3] which translates HPF into loosely synchronous, SPMD (single program, multiple data) Fortran 77 + Message-Passing codes. It uses this technology in conjunction with the performance interpretation model to provide performance estimates for HPF/Fortran 90D applications on a distributed memory MIMD multicomputer. HPF/Fortran 90D performance prediction is performed in two phases: Phase 1 uses HPF compilation technology to produce a SPMD program structure consisting of Fortran 77 plus calls to run-time routines. Phase 2 then uses the interpretation approach to abstract and interpret the performance of the application. These two phases are described below:
4.1 Phase 1 - Compilation

The compilation phase uses the same front-end as the HPF/Fortran 90D compiler. Given a syntactically correct HPF/Fortran 90D program, phase 1 parses the program to generate a parse tree and transforms array assignment and where statements to equivalent forall statements. Compiler directives are used to partition the data and computation among the processors and parallel constructs in the program are converted into loops or nested loops. Required communication are identified and appropriate communication calls are inserted. The output of this phase is a loosely synchronous SPMD program structure consisting of alternating phases of local computation and global communication.

4.2 Phase 2 - Interpretation

Phase 2 is implemented as a sequence of parses: (1) The abstraction parse generates the application abstraction graph (AAG) and synchronized application abstraction graph (SAAG); (2) The interpretation parse performs the actual interpretation using the interpretation algorithm; and (3) The output parse generates the required performance metrics.

Abstraction Parse: The abstraction parse intercepts the SPMD program structure produced in phase 1 and abstracts its execution and communication structures to generate the corresponding AAG and SAAG (as defined in Section 2). A communication table (global communication structure) is generated to store the specifications and status of each communication/synchronization.

The compiler symbol table is extended in this parse by tagging all variables that are critical (a critical variable being defined as a variable whose value effects the flow of execution, e.g. a loop limit). Critical variables are then resolved using functional interpretation by tracing their definition paths. If this is not possible, or if they are external inputs, the user is prompted for their values. If a critical variable is defined within an iterative structure, the user has the option of either explicitly defining the value of that variable or instructing the system to unroll the loop so as to compute its value. Access information required to model accesses to the memory hierarchy is abstracted from the input program structure in this parse and stored in the extended symbol table.

The final task of the abstraction parse is the clustering of consecutive Seq AAU’s into a single AAU. The granularity of clustering can be specified by the user; the tradeoff here being estimation time versus estimation accuracy. At the finest level, each Seq AAU abstracts a single statement of the application description.

Interpretation Parse: The interpretation parse performs the actual performance interpretation using the interpretation model described above. For each AAU in the SAAG, the corresponding interpretation function is used to generate performance measures associated with it. Metrics maintained at each AAU are its computation, communication and overheads times, and the value of the global clock. In addition,
metrics specific to each AAU type (e.g., wait and transmission times for a Comm AAU) are also maintained. Cumulative metrics are maintained for the entire SAAG, and for each compound AAU. The interpretation parse has provisions to take into consideration a set of system compiler optimizations (for the generated Fortran 77 + Message Passing code) such as loop re-ordering and inline expansion. These can be turned on or off by the user.

Output Parse The final parse communicates estimated performance metrics to the user. The output interface provides three types of outputs. The first type is a generic performance profile of the entire application broken up into its communication, computation and overhead components. Similar measures for each individual AAU and for sub-graphs of the AAG are also available. The second form of output allows the user to query the system for the metrics associated with a particular line (or a set of lines) of the application description. Finally, the system can generate an interpretation trace which can be used as input to a performance visualization package. The user can then use the capabilities provided by the package to analyze the performance of the application.

4.3 Abstraction & Interpretation HPF/Fortran 90D Parallel Constructs

The abstraction/interpretation of the HPF/Fortran 90D parallel constructs i.e. forall, array assignment and where is described below:

forall Statement: The forall statement generalizes array assignments to handle new shapes of arrays by specifying them in terms of array elements or sections. The element array may be masked with a scalar logical expression. Its semantics are an assignment to each element or section (for which the mask expression evaluates true) with all the right-hand sides being evaluated before any left-hand sides are assigned. The order of iteration over the elements is not fixed. Examples of its use are:

\[
\text{forall } (I = 1 : N, J = 1 : N) \ P(I,J) = Q(I - 1, J - 1)
\]

\[
\text{forall } (I = 1 : N, J = 1 : N, Q(I,J).NE.0.0) \ P(I,J) = 1.0/Q(I,J)
\]

Phase 1 translates the forall statement into a three level structure consisting of a collective communication level, a local computation level and another collective communication level, to be executed by each processor. This three level structure is based on the “owner computes rule”. The processor that is assigned an iteration of the forall loop is responsible for computing the right-hand-side expression of the assignment statement while the processors that owns an array element used in the left-hand side or right-hand side of the assignment statement must communicate that element to the processor performing the computation. Consequently, the first communication level fetches off-processor data required by the computation level. Once this data has been gathered, computations are local. The final communication level writes calculated values to off-processors.
Phase 2 then generates a corresponding sub-AAG using the application abstraction model. The communication level translates into a Seq AAU corresponding to index translations and message packing performed, and a Comm/Sync AAU. The computation level generates an iterative AAU (IterD/IterND/IterSync) which may contain a conditional AAU (CondtD/CondtSync) (depending on whether a mask is specified). The abstraction of the forall statement is shown in Figure 7. In this example, the final communication phase is not required as no off-processor data needs to be written.

**Array Assignment Statements:** HPF/Fortran 90D array assignment statements allow entire arrays (or array sections) to be manipulated atomically, thereby enhancing the clarity and conciseness of the program and making parallelism explicit. Array assignments are special cases of the forall statement and are abstracted by first translating them into equivalent forall statements. The resultant forall statement is then interpreted as described above. The translation is illustrated by the following example:

\[ A(l_1 : u_1 : s_1) = B(l_2 : u_2 : s_2) \]

translates to:

\[ \text{forall}(i = l_1 : u_1 : s_1) \ A(i) = B(l_2 + ((i - l_1)/s_1) * s_2) \]

**where Statement:** Like the array assignment statement, the HPF/Fortran 90D where statement is also a special case of the forall statement and is handled in a similar way. The translation of the where statement into an equivalent forall is illustrated below:

\[ \text{where}(C(l_3 : u_3 : s_3) . NE. 0.0) \ A(l_1 : u_1 : s_1) = B(l_2 : u_2 : s_2) \]

translates to:

\[ \text{forall}(i = l_1 : u_1 : s_1, C(l_3 + ((i - l_1)/s_1) * s_3)) \ A(i) = B(l_2 + ((i - l_1)/s_1) * s_2) \]
### Abstraction of the iPSC/860 System

Abstraction of the iPSC/860 hypercube system to generate the corresponding SAG was performed off-line using a combination of assembly instruction counts, measured timings and system specifications. The processing and memory components were generated using system specification provided by the vendor, while iterative and conditional overheads were computed using instruction counts. The communication component was parameterized using benchmarking runs. These parameters abstracted both low-level primitives as well as the high-level collective communication library used by the compiler. Benchmarking runs were also used to parameterize the HPF parallel intrinsic library. The intrinsics included circular shift ($cshift$), shift to temporary ($tshift$), global sum operation ($sum$), global product operation ($product$), and the $maxloc$ operation which returns the location of the maximum in a distributed array. Some of the parameters exported by each component of the i860 cube are summarized in Table 2. Sample values for these parameters can be found in [1]. Characterization of the SRM (System Resource Manager) and the communication channel connecting the SRM to i860 cube was performed in a similar manner.

<table>
<thead>
<tr>
<th>Processing Component</th>
<th>Memory Component</th>
<th>Comm/Sync Component</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Arithmetic Ops</strong></td>
<td><strong>Memory Org</strong></td>
<td><strong>Specifications</strong></td>
</tr>
<tr>
<td>Integer/Float Add/Sub</td>
<td>Cache Size</td>
<td>Topology</td>
</tr>
<tr>
<td>Integer/Float Multiply</td>
<td>Cache Block Size</td>
<td>Routing Scheme</td>
</tr>
<tr>
<td>Integer Divide</td>
<td>Cache Replication Policy</td>
<td>Static Buffer Size</td>
</tr>
<tr>
<td>Float Divide</td>
<td>Cache Associativity</td>
<td><strong>Comm - Static Buffers</strong></td>
</tr>
<tr>
<td>Conv: Integer-&gt;Float</td>
<td>Cache Write Policy</td>
<td>Startup Overhead</td>
</tr>
<tr>
<td>Conv: Float-&gt;Int</td>
<td>Main Memory Size</td>
<td>Transmission Time/byte</td>
</tr>
<tr>
<td></td>
<td>Main Memory Page Size</td>
<td>Per Hop Overhead</td>
</tr>
<tr>
<td></td>
<td>Instruction Cache Size</td>
<td>Receive Overhead</td>
</tr>
<tr>
<td></td>
<td>Instruction Cache Block Size</td>
<td><strong>Comm - Dynamic Buffers</strong></td>
</tr>
<tr>
<td></td>
<td><strong>Memory Hierarchy</strong></td>
<td>Startup Overhead</td>
</tr>
<tr>
<td></td>
<td>Fetch/Fetch Miss Clks</td>
<td>Transmission Time/byte</td>
</tr>
<tr>
<td></td>
<td>Store/Store Miss Clks</td>
<td>Per Hop Overhead</td>
</tr>
<tr>
<td></td>
<td><strong>Main Memory</strong></td>
<td>Receive Overhead</td>
</tr>
<tr>
<td></td>
<td>Main Memory Fetch (pipelined)</td>
<td><strong>Synchronization</strong></td>
</tr>
<tr>
<td></td>
<td>Main Memory Store (pipelined)</td>
<td>Sync Overhead</td>
</tr>
<tr>
<td></td>
<td><strong>Access Overheads</strong></td>
<td><strong>Group Communication</strong></td>
</tr>
<tr>
<td></td>
<td>TLB Miss</td>
<td>Broadcast Algorithm</td>
</tr>
<tr>
<td></td>
<td>Read/Write Switch</td>
<td>Multicast Algorithm</td>
</tr>
<tr>
<td></td>
<td><strong>Shifts</strong></td>
<td>Reduction</td>
</tr>
<tr>
<td></td>
<td><strong>Reduction</strong></td>
<td><strong>Shifts</strong></td>
</tr>
</tbody>
</table>

Table 2: Abstraction of the iPSC/860 System
5 Validation/Evaluation of the Interpretation Framework

In this section we present numerical results obtained using the current implementation of the HPF/Fortran 90D performance prediction framework. In addition to validating the viability of the interpretive approach, this section has the following objectives:

1. To validate the accuracy of the performance prediction framework for applications on a high performance computing system. The aim is to show that the predicted performance metrics are accurate enough to provide realistic information about the application performance and to be used as a basis for design tuning.

2. To demonstrate the application of the framework and the metrics generated to HPC application development. The results presented illustrate the utility of the framework for the following:
   - Application design and directive selection.
   - Experimentation with system and run-time parameters.
   - Application performance debugging.

3. To demonstrate the usability (ease of use) of the performance interpretation framework and its cost-effectiveness.

The high performance computing system used for the validation is an iPSC/860 hypercube connected to a 80386 based host processor. The particular configuration of the iPSC/860 consists of eight i860 nodes. Each node has a 4 KByte instruction cache, 8 KByte data cache and 8 MBytes of main memory. The node operates at a clock speed of 40 MHz and has a theoretical peak performance of 80 MFlop/s for single precision and 40 MFlop/s for double precision. The validation application set was selected from the NPAC\textsuperscript{2} HPF/Fortran 90D Benchmark Suite. The suite consists of a set of benchmarking kernels and “real-life” applications and is designed to evaluate the efficiency of the HPF/Fortran 90D compiler and specifically, automatic data-mapping schemes. The selected application set includes kernels from standard benchmark sets like the Livermore Fortran Kernels and the Purdue Benchmark Set, as well as real computational problems. The applications are listed in Table 3.

5.1 Validating Accuracy of the Framework

Accuracy of the interpretive performance prediction framework is validated by comparing estimated execution times with actual measured times. For each application, the experiment consisted of varying the problem size and number of processing elements used. Measured timings represent an average taken over 1000 runs. The results obtained are summarized in Table 4. Error values listed (and plotted) are percentages of the measured time and represent maximum/minimum absolute errors over all problem sizes and

\textsuperscript{2}Northeast Parallel Architectures Center
<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LFK 1</td>
<td>Hydro Fragment</td>
</tr>
<tr>
<td>LFK 2</td>
<td>ICCG Excerpt (Incomplete Cholesky - Conjugate Gradient)</td>
</tr>
<tr>
<td>LFK 3</td>
<td>Inner Product</td>
</tr>
<tr>
<td>LFK 9</td>
<td>Integrate Predictors</td>
</tr>
<tr>
<td>LFK 14</td>
<td>1-D PIC (Particle In Cell)</td>
</tr>
<tr>
<td>LFK 22</td>
<td>Planckian Distribution</td>
</tr>
<tr>
<td>PBS 1</td>
<td>Trapezoidal rule estimate of an integral of f(x)</td>
</tr>
<tr>
<td>PBS 2</td>
<td>Compute the value of $e^* = \sum_{i=1}^{n} \prod_{j=1}^{m} (1 + \frac{0.5}{</td>
</tr>
<tr>
<td>PBS 3</td>
<td>Compute the value of $S = \sum_{i=1}^{n} \prod_{j=1}^{m} a_{ij}$</td>
</tr>
<tr>
<td>PBS 4</td>
<td>Compute the value of $R = \sum_{i=1}^{n} \frac{1}{x_i}$</td>
</tr>
<tr>
<td>PI</td>
<td>Approximation of $\pi$ by calculating the area under the curve using the n-point quadrature rule</td>
</tr>
<tr>
<td>N-Body</td>
<td>Newtonian gravitational n-body simulation</td>
</tr>
<tr>
<td>Finance</td>
<td>Parallel stock option pricing model</td>
</tr>
<tr>
<td>Laplace</td>
<td>Laplace solver based on Jacobi iterations</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>

LFK = Livermore Fortran Kernel  
PBS = Purdue Benchmarking Set

Table 3: Validation Application Set

system sizes. For example, the N-Body computation was performed for 16 to 4094 bodies on 1, 2, 4, and 8 nodes of the iPSC/860. The minimum absolute error between estimated and measured times was 0.09% of the measured time while the maximum absolute error was 5.9%. Plots for estimated and measured execution times are included in Appendix A.

The obtained results show that in the worst case, the interpreted performance is within 20% of the measured value, the best case error being less than 0.001%. The larger errors are produced by the benchmark kernels which have been specifically coded to task the compiler. Further, it was found that the interpreted performance typically lies within the variance of the measured times over the 1000 iterations. This indicates that the main contributors to the error are the tolerance of the timing routines and fluctuations in the system load. The objective of the predicted metrics is to serve either as the first-cut performance estimate of an application or as a relative performance measure to be used as a basis for design tuning. In either case, the interpreted performance is accurate enough to provide the required information.

5.2 Application of the Interpretive Framework to HPC Application Development

The application of the interpretive performance prediction framework to HPC application development is illustrated by validating its utility for the following: (1) selection of appropriate HPF/Fortran 90D directives based on the predicted performance, (2) experimentation with larger system configurations, varying system parameters, and with different run-time scenarios, and (3) analyzing different components
of the execution time and their distributions with respect to the application. The experiments performed are described below:

### 5.2.1 Appropriate Directive Selection

To demonstrate the utility of the interpretive framework in selecting HPF compiler directives we compare the performance of the Laplace solver for 3 different distributions (DISTRIBUTE directive) of the template, namely (BLOCK,BLOCK), (BLOCK,*) and (*,BLOCK), and corresponding alignments (ALIGN directive) of the data elements to the template. These three distributions (on 4 processors) are shown in Figure 8 and the corresponding HPF/Fortran 90D descriptions are listed in Table 5. Figures 9-12 compare the performance of each of the three cases for different system sizes using both, measured times and estimated times. These graphs can be used to select the best directives for a particular problem size and system
configuration. For the Laplace solver, the (BLOCK, *) distribution is the appropriate choice. Further, since the maximum absolute error between the estimated and measured times is less than 1%, the directive selection can be accurately made using the interpretive framework. Using the interpretive framework is also significantly more cost-effective as will be demonstrated in Section 5.3.

In the above experiment, performance interpretation was source driven and can be automated. This exposes the utility of the framework as a basis for an intelligent compiler capable of selecting appropriate directives and data decompositions. Similarly, it can also enable such a compiler to select code optimizations such as the granularity of the computation phase per communication phase in the loosely synchronous computation model.

5.2.2 Experimentation with System/Run-Time Parameters

Results presented in this section demonstrate the use of the interpretive framework for evaluating the effects of different system and run-time parameters on the application performance. The following experiments were conducted:

Effect of Varying Processor Speed: In this experiment we evaluate the effect of increasing/decreasing the speed of each processor in the iPSC/860 system on application performance. The results are shown in Figure 13 for speeds 2 times (100% processor speed increase), 3 times (200% processor speed increase), and 4 times (300% processor speed increase) the i860 processor speed. Such an evaluation enables the developer to visualize how the application will perform on a faster (prospective) machine or alternately if
Figure 10: Laplace Solver (2 Procs) - Estimated/Measured Times

Figure 11: Laplace Solver (4 Procs) - Estimated/Measured Times

Figure 12: Laplace Solver (8 Procs) - Estimated/Measured Times

Figure 13: Effect of Increasing Processor Speed on Performance

It has been run on a slower processor. It can also be used to evaluate the benefits of upgrading to a faster processor system.
Effect of Varying Interconnection Bandwidth: The effect of varying the interconnect bandwidth on the application performance is shown in Figure 14. The increase/decrease in application execution times is greater for larger processor configurations as illustrated in Figure 15 (negative percentages indicate a decrease in execution time or network bandwidth).

Effect of Varying Network Load: Figure 16 shows the interpreted effects of network load on application performance. It can be seen that the performance deteriorates rapidly as the network gets saturated. Further, the effect of network load is more pronounced for larger system configurations as illustrated in Figure 17.

Experimentation with Larger System Configurations: In this experiment we experiment with larger system configurations than physically available (i.e. 16 & 32 processors). The results are shown in Figures 19 & 18. It can be seen that the first application (Approximation of II) scales well with increased number of processors; while in the second application (Parallel Stock Option Pricing), larger configurations are beneficial only for larger problem sizes.

The ability to experiment with system parameters not only allows the user to evaluate the application characteristics, but also enables the evaluation of new and different system configurations. This exposes the potential of the framework as a design evaluation tool for system architects. Experimentation with run-time parameter enables the developer to test the robustness of the design and to modify it to account for different run-time scenarios.
Figure 16: Effect of Increasing Network Load on Performance

Figure 17: Effect of Varying Network Load on Performance (% Change in Execution time)

Figure 18: Experimentation with Larger System Configurations - Approximation of PI

Figure 19: Experimentation with Larger System Configurations - Financial Model

5.2.3 Application Performance Debugging

The metrics generated by the interpretive framework can be used to analyze the performance contribution of different parts of the application description and to view their computation time/communication time breakup. This is illustrated below using two applications.
N-Body Computation: Figure 21 shows the performance profile for two phases of the n-body application. Phase 1 (see Figure 20) represents the forward movement of data around the virtual processor ring while Phase 2 represents accumulation of force data at the original processors. For n processors, each phase requires \( n/2 \) circular shifts of the data; consequently their communication profiles are similar. However, Phase 1 performs more computation as it computes the force interactions. Overhead time represents parallelization overheads. Similar profiles can be obtained at smaller granularities (up to a single line of code).

Parallel Stock Option Pricing: A performance profile for the parallel stock option pricing application is shown in Figure 23. This application has two phases as shown in Figures 22. Phase 1 creates the (distributed) option price lattice while Phase 2, which requires no communication, computes the call prices of stock options.

Application performance debugging using conventional means involves instrumentation, execution and data collection, and post-processing this data. Further, this process requires a running application and has to be repeated to evaluate each design. Using the interpretive framework, this information is available, at all levels required, during application development.

5.3 Validating Usability of the Interpretive Framework

The interpreted performance estimates for the experiments described above were obtained using the interpretive framework running on a Sparcstation 1+.

Figure 20: N-Body - Application Phases

Figure 21: NBody Computation - Interpreted Performance Profile
graphical user interface to work with and requires no special hardware other than a conventional workstation and a windowing environment. Application characterization is performed automatically (unlike most approaches) while system abstraction is performed off-line and only once. Application parameters and directives were varied from within the interface itself. Typical experimentation on the iPSC/860 (to obtain measured execution times) consisted of editing code, compiling and linking using a cross compiler (compiling on the front end (or SRM) is not allowed to reduce its load), transferring the executable to the iPSC/860 front end, loading it onto the i860 node and then finally running it. The process had to be repeated for each instance of each experiment. Relative experimentation times for different implementation of the Laplace Solver (Section 5.2.1) using measurements and the performance interpreter are shown in Figure 24. Experimentation using the interpretive approach required approximately 10 minutes for each of the three implementation. Experimentation using measurements however, took a minimum 27 minutes (for the (Blk,* ) implementation) and required almost 1 hour for the (*,Blk) case. Clearly, the measurements approach is not feasible, specially when a large number of options have to be evaluated. Further, the iPSC/860, being an expensive resource, is shared by various development groups in the organization. Consequently, its usage can be restrictive and the required configuration may not be immediately available. The comparison above validates the convenience and cost-effectiveness of the framework for experimentation during application development.
6 Related Work

Existing approaches and models for performance prediction on multicomputer systems can be broadly classified as analytic, simulation, monitoring or hybrid (which make use of a combination of the above techniques along with possible heuristics and approximations).

A general approach for analytic performance prediction for shared memory systems has been proposed by Siewiorek et al. in [4] while probabilistic models for parallel programs based on queueing theory have been presented in [5]. An analytic performance prediction technique based on the approximation of parallel flow graphs by sequential flow graphs has been proposed by Qin et al. in [6]. The above approaches require users to explicitly model the application along with the entire system. A source based analytic performance prediction model for Dataparallel C has been developed by Clement et al. [7]. The approach uses a set of assumptions and specific characteristics of the language to develop a speedup equation for applications in terms of system costs.

A simulation based approach is used in the SiGLE system (Simulator at Global Level) [8] which provides special description languages to describe the architecture, application and the mapping of the application onto the architecture.

An evaluation approach based on instrumentation, data collection and post-processing has been proposed by Darema et al. [9]. Balasundaram et al. [10] use ‘training routines’ to benchmark the performance of the architecture and then use this information to evaluate different data decompositions.

The PPPT system [11] uses monitoring techniques to profile the execution of the application program on
a single processor, and to derive sequential program parameters such as conditional branch probabilities, loop iteration counts, and frequency counts for each statement type. The user is required to provide a characteristic set of input data for this profiling run. Obtained information is then used by the static parameter based performance prediction tool to estimate performance information for the parallelized (SPMD) application program on a distributed memory system.

A hybrid approach is presented in [12] where the runtime of each node of a stochastic graph representing the application is modeled as a random variable. The distributions of these random variables are then obtained using hardware monitoring.

The layered approach presented in [13] uses a methodology based on application and system characterization. The developer is required to characterize the application as an execution graph and define its resource requirements in this system.

7 Conclusions and Future Work

Evaluation tools form a critical part of any software development environment as they enable the developer to evaluate different design choices available at various stages of application development, and make the most appropriate selection. These tools, in symbiosis with other development tools, complete the feedback loop of the "develop-evaluate-tune" cycle.

In this paper, we described a novel interpretive approach for accurate and cost-effective performance prediction on high performance computing systems. A comprehensive characterization methodology is used to abstract the system and application components of the HPC environment into a set of well defined parameters. An interpreter engine then interprets the performance of the abstracted application in terms of the parameters exported by the abstracted system. A source-driven HPF/Fortran 90D performance prediction framework based on the interpretive approach has been implemented as part of the HPF/Fortran 90D integrated application development environment. The current implementation of the environment framework is targeted to the iPSC/860 hypercube multicomputer system.

Numerical results using benchmarking kernels and application from the NPAC HPF/Fortran 90D Benchmark Suite were presented to validate the accuracy, utility, and usability of the performance prediction framework. The use of the framework for selecting appropriate compiler directives, for application performance debugging and for experimentation with run-time and system parameters was demonstrated.

We are currently working on developing an intelligent HPF/Fortran 90D compiler based on the source based interpretation model. This tool will enable the compiler to automatically evaluate directives and transformation choices and optimize the application at compile time. Future development of the framework will involve moving it to high performance distributed computing systems and exploiting its potential as a system design evaluation tool.
References


A Accuracy of the Interpretation Framework

Estimated and measured execution times corresponding to the results summarized in Table 4 are plotted in Figures 25-37 below:

Figure 25: LFK 1 - Estimated/Measured Times

Figure 26: LFK 2 - Estimated/Measured Times
Figure 27: LFK 3 - Estimated/Measured Times

Figure 28: LFK 9 - Estimated/Measured Times

Figure 29: LFK 14 - Estimated/Measured Times

Figure 30: LFK 22 - Estimated/Measured Times
Figure 31: PBS 1 - Estimated/Measured Times

Figure 32: PBS 2 - Estimated/Measured Times

Figure 33: PBS 3 - Estimated/Measured Times

Figure 34: PBS 4 - Estimated/Measured Times
Approximation of PI

N-Body Computation

Parallel Stock Option Pricing

Figure 35: PI - Estimated/Measured Times

Figure 36: N-Body - Estimated/Measured Times

Figure 37: Financial Model - Estimated/Measured Times